Abstract-A unique electronics system has been built and tested for reading signals from the silicon-strip detectors of the Gamma-ray Large Area Space Telescope mission. The system amplifies and processes signals from 884,736 36-cm strips using only 160 W of power, and it achieves close to 100% detection efficiency with noise occupancy sufficiently low to allow it to self trigger. The design of the readout system is described, and results are presented from ground-based testing of the completed detector system. Yohann Cohen Tanugi is currently with SLAC but worked at INFN Pisa during much of the time that the LAT Tracker was in development.
In the LAT the tracker and calorimeter are segmented into 16 "towers," as illustrated in Fig. 1 .
Each of the 16 tracker modules is composed of a stack of 19 "trays," as can be seen Fig. 3 . A tray is a stiff, lightweight carbon-composite panel with silicon-strip detectors (SSDs) bonded on both sides, with the strips on top parallel to those on the bottom. Also bonded to the bottom surface of all but the 3 lowest trays, between the panel and the detectors, is an array of tungsten foils. Each tray is rotated 90° with respect to the one above or below. The detectors on the bottom of a tray combine with those on the top of the tray below to form a 90° stereo x,y pair with a 2 mm gap between them.
II. REQUIREMENTS
The tracker electronics were designed with a goal of operating with under 200 microwatts of conditioned power per channel, in order to allow us to launch a detector with close to a million readout channels. Of course, low power has to be balanced against noise and efficiency requirements.
Achieving optimal angular resolution requires highly efficient detector layers placed as close as possible to the converter foils. Our goal was to minimize dead regions between the SSDs (and between tracker modules) and to have an efficiency for detecting a minimum-ionizing particle of >98% within the active region of each SSD. The LAT tracker must also provide the principal trigger. A practical trigger can only be formed if the noise rate from a single layer is not too high. Furthermore, the noise occupancy for a given trigger should not be too high (<5×10 -5 ), or else the data volume will be prohibitive.
The readout system should have sufficient speed and buffering such that the dead time is negligible at trigger rates as high as 10 kHz.
The system should be designed to minimize the impact of single point failures. The 16 independent tracker modules already go a long ways toward achieving that goal. However, even within a single tracker module we have built in enough redundancy that in nearly all cases failure of a single component will cause a loss of no more than 64 channels out of 55,296.
III. ARCHITECTURE Fig. 4 partially illustrates the architecture of the tracker readout system. The figure represents one of the four sides of each of the 16 tracker modules. Each module side has 9 readout boards and each board supports 24 GTFE chips, for a total of 1536 amplifier channels, and 2 GTRC chips. Each channel has a preamplifier, shaping amplifier, and discriminator similar, although not identical, to the prototype circuits described in [5] . The amplified detector signals are discriminated by a single threshold per GTFE chip; no other measurement of the signal size is made within the GTFE.
Each GTFE can be programmed at any time by either GTRC to send data and trigger signals to either the left or the right and to receive commands from only either the left or right GTRC (except that the command to set the direction can be received at any time from either GTRC). This architecture establishes a redundancy in the control and readout that allows the rest of the system to continue to function even in the event of loss of any single chip or readout cable Trigger information is formed within each GTFE chip from a logical OR of the 64 channels, of which any arbitrary set can be masked. The OR signal is passed to the left or right, depending on the setting of the chip, and combined with the OR of the neighbor, and so on down the line, until the GTRC receives a logical OR of all non-masked channels. This "layer-OR" trigger is sent down as a "trigger request" to the TEM for trigger processing. In addition a counter in the GTRC measures the length of the layer-OR signal (time-overthreshold) and buffers the result for inclusion in the event data stream.
The usual tracker trigger is formed from a coincidence of trigger requests from 3 consecutive x,y pairs of tracker layers. Upon receipt of a trigger acknowledge, each GTFE chip latches the status of all 64 channels into one of 4 internal event buffers. A 64-bit mask, can be used to mask any subset of channels from contributing data, as may be necessary in case of noisy channels.
When a read-event command is sent to the GTRC chips, and relayed to the GTFE chips, the event data read from the event buffer are written into the output register. From there the data flows to one or the other of the GTRC chips and gets passed down to the TEM.
IV. MECHANICAL INTEGRATION
The MCMs are mounted on the edges of the trays to minimize dead space between tracker modules, which requires a method to carry 1536 detector strip signals plus 16 bias connections around the 90º corner to the SSDs. That is accomplished by a 1-layer Kapton flexible circuit that is bonded over a 1-mm radius machined into the edge of the Minimizing the dead space between tracker modules also calls for very low profile connectors on the MCM. We chose 37-pin, single-row, surface mount nano-connectors with 25-mil pin spacing, manufactured by Omnetics. Two cables connect a set of 9 MCMs to the TEM. Each cable is a 4-layer Kapton flexible circuit.
V. FRONT-END READOUT ASIC
The GTFE design achieves low power in large measure by keeping the amplifiers and digitization schemes very simple. The first stage is a folded cascode, with the input transistor bias current supplied at 1.5 V, and an output source follower. It is AC coupled to the second stage (shaping amplifier), which has only a single integration plus a source follower that is DC coupled to the discriminator. The main supply voltage is nominally 2.65 V. Good noise performance is achieved using a 1490 µm by 1.2 µm input transistor, biased at 38 µA, and a shaper output peaking time of about 1.5 µs. For the 36-cm strips (about 41 pF load) the equivalent noise charge (ENC) is about 1500 electrons, compared with a most probable signal of 32,000 electrons for a minimum-ionizing particle (MIP) passing perpendicular through the 400 µm thick silicon.
The discriminator, a simple comparator, sits very close to the amplifier output, and as a result, the system has never had any problems with coherent noise causing the pedestal (or effective threshold) to wander. Since the threshold can only be adjusted per set of 64 channels, using one of the two 7-bit DACs in the GTFE, it is important to minimize the threshold variation from channel to channel. That was accomplished for the most part by the feedback system on the shaper, in which a differential amplifier stabilizes the DC output level [6] , and by careful design of the comparator.
The GTFE chip has a built-in charge injection system controlled by a 64-bit calibration mask and the second DAC. Each DAC has two 6-bit linear ranges, and the 7 th bit is used to select the high or low range. The mask is used to select any subset of the 64 channels for injection of charge. The calibration command causes a step voltage, set by the DAC, to be applied to each of the selected channels for a duration of 512 clock cycles.
Two other 64-bit masks control which channels contribute to the trigger and the data flow, as described in Section III. All of a chip's masks and control registers can be read back nondestructively by commands addressed to the chip. The tracker's pipelined, buffered readout system allows the detector trigger to be active while data are being read from the tracker. For this to work properly, it is crucial for the digital readout system to operate quietly enough not to disrupt the sensitive amplifiers. That was achieved by careful attention to several design details, including the following:
• All digital communication between chips takes place by low-voltage differential signaling (LVDS), with the exception of the hard reset line and the bus used to read register contents from the GTFE chips back to the GTRC chips.
• The 20 MHz digital clock runs continuously throughout the system. Furthermore, all shift registers in the command decoders and the event readout system shift continuously, whether in use or not. Through prototype studies we found this to be crucial. If the power load in the digital part of the system changes significantly, the resulting change in the ground potential appears at the input of the amplifiers and can cause the system to trigger erroneously.
• The digital activity on the MCM is kept well separated from the analog supplies, ground, and bias points. The analog bias and filter connections never form loops around the digital busses, which are restricted to the top two layers of the 8-layer board.
• The analog and digital parts of the GTFE chips operate on separate 2.5V supplies. Furthermore, the analog portion has its ground bus locally tied to the chip substrate throughout, while the digital return current flows on metal that ties to ground off of the chip. This scheme did not cause any problems with latch-up susceptibility. Analog and digital sections of the chip are separated by a barrier consisting of two wells biased to the corresponding supply voltage, with a series of ground contacts in between. Both ASICs were implemented in the Agilent 0.5-µm 3-metal CMOS process (AMOS14). All ASICs were probe tested on the wafers to ensure that only good chips were used in MCM assembly [7] .
VI. READOUT CONTROLLER ASIC
The GTRC buffers all command, clock, data, trigger, and reset signals between the GTFE chips and the TEM. It has two event buffers for the data, each capable of holding the addresses of up to 64 hit strips. It also has a configuration register, in which several options may be set. The register can be read back nondestructively.
The GTRC also includes special logic for handling the layer-OR trigger primitive generated by the GTFE chips. The GTRC calculates and stores the length of the layer-OR for each event. The trigger acknowledge starts the counter. Hence the count corresponds to the time-over-threshold of the largest signal in the layer, minus the round-trip time from layer-OR to trigger acknowledge. The time-over-threshold (TOT) provides information on the energy deposition in the SSDs that is useful for background rejection.
VII. MULTI-CHIP MODULE (MCM)
After the flexible circuit has been bonded to the PWB and trimmed, the small surface-mount components are reflow soldered, and then the connectors are attached by screws and hand soldered. The 26 chips are glued directly to the PWB and wedge wire bonded. After functional testing the wires and chips are potted with epoxy (Hysol FP4450/4451 dam and fill), and then the remainder of the board is conformal coated. See Fig. 2 for a photograph of one end of an MCM mounted on a tray.
In addition to the left-right redundancy in control and readout, some other fault protection features are designed into the MCM. The equivalent noise charge (ENC) of the SSD/amplifier system has been measured channel by channel by fitting threshold curves accumulated by using the internal calibration system to inject charge while scanning the threshold. The fitted ENC varies channel by channel roughly in the range from 1200 to 1800 electrons, with a mean of around 1500 electrons. The overall normalization of the ENC (and the amplifier gain) has some uncertainties arising from the calibration of the DACs and our knowledge of the capacitance of the charge injection capacitors.
The noise occupancy was directly measured by generating random triggers and reading out the resulting data. The typical occupancy measured at the level of a single tray is less than 10 -6 [8] . High layer-by-layer detection efficiency is critical to optimization of the angular resolution, and hence the gammaray-source point-spread function, or PSF. Within a plane of 16 SSDs, the fraction of area that is active is 95.5%, taking into account the small gaps (≤0.2 mm) between SSD wafers and the dead region around the perimeter of an SSD. Including the dead area between tracker modules, the active fraction of the overall tracker (16 tower modules) is 89.4%. However, the effects of the dead fraction are greatly reduced by the fact that each tungsten converter plane is divided into 16 squares that fit directly over the SSD active areas. Furthermore, the tracking code can reconstruct the photon vertex to determine whether it lies within a dead region, in which case at least the first measurement is expected to be missing and the resolution correspondingly reduced. Therefore, there is real benefit to keep the efficiency within the live area as high as possible. Inefficiency comes from two sources: dead channels and low fluctuations in ionization, but in practice it is dominated by the former. Dead channels due to broken detector strips and to broken amplifiers number a few per ten thousand. Dead channels due to broken connections between the detector strips and the amplifiers are more common, although their number diminished greatly following experience with building the first tracker module.
The overall efficiency was measured for each layer of each tracker module using cosmic-ray tracks that pass through the active regions of the SSDs. For example, the first tracker module built had mechanical interconnect problems, resulting in an efficiency, averaged over its 36 layers, of 98.6%, while the following 16 flight tracker modules were all more than 99.4% efficient.
Measurement of the time-over-threshold (TOT) of the signal is not strictly required for operation of the detector system, but it does provide information on the energy deposition in the SSDs that is useful for background rejection. For example, it can readily identify charged particles emerging from the calorimeter and ranging out in the tracker. It can also help distinguish a single background electron track from a high-energy photon conversion that results in electron and positron tracks nearly on top of each other. For simplicity and low power consumption, the tracker electronics measure the TOT only on the layer-OR trigger primitives, but that is sufficient in the low-occupancy environment of a GLAST gamma-ray event.
The digital readout of the tracker system works as designed. Two levels of event buffering (4 buffers in the GTFE chips and 2 buffers in the GTRC chips) ensure that the dead time is negligible until the data transmission bandwidth saturates. Runs were successfully taken with instantaneous tracker trigger rates as high as 54 kHz, but with dead time imposed by the system elements downstream of the tracker readout.
Radiation hardness of the ASICs was verified by testing with ionizing radiation from a 60 Co source and by testing for single-event effects (SEE) in a heavy ion beam at the INFN SIRAD facility [9] . The SEE results were also crosschecked in a cyclotron beam at Texas A&M University (TAMU) with 4 times greater ion range [10] , giving nearly identical results. A full report on these measurements is found in [11] .
The effects of ionizing radiation were measured up to a dose of 10 kRad, more than 10 times the expected dose over a 5-year mission. That level of radiation was found not to have a significant effect on any aspect of the performance of the ASICs. The main effect of the radiation on the detector system will be increasing leakage current in the SSDs. The integration time of the amplifiers is short enough that this expected increase will have only a minor effect on the noise budget at end of life, even at the upper limit of the operating temperature range (35ºC).
IX. CONCLUSION
With over half of the tracker modules built and fully tested, the GLAST LAT tracker readout electronics have been demonstrated to meet all of the design goals. In particular, the detector system has been demonstrated to detect minimum ionizing particles with hit efficiencies >99% and with noise low enough such that the tracker can provide the primary trigger for the LAT instrument.
Furthermore, that is accomplished with power consumption low enough (160 W) to allow the 880,000 channel instrument to operate continuously in space.
